![XIO2001 PCI Bus Absolute Max Ratings & Electrical Characteristics - Interface forum - Interface - TI E2E support forums XIO2001 PCI Bus Absolute Max Ratings & Electrical Characteristics - Interface forum - Interface - TI E2E support forums](https://e2e.ti.com/resized-image/__size/1230x0/__key/communityserver-discussions-components-files/138/1373.XIO2001-Absolute-Max-Ratings.jpg)
XIO2001 PCI Bus Absolute Max Ratings & Electrical Characteristics - Interface forum - Interface - TI E2E support forums
![Secondary ESD clamp circuit for CDM protection of over 6 Gbit/s SerDes application in 40 nm CMOS - ScienceDirect Secondary ESD clamp circuit for CDM protection of over 6 Gbit/s SerDes application in 40 nm CMOS - ScienceDirect](https://ars.els-cdn.com/content/image/1-s2.0-S0026271412001278-gr3.jpg)
Secondary ESD clamp circuit for CDM protection of over 6 Gbit/s SerDes application in 40 nm CMOS - ScienceDirect
![PPT - Actel Compact PCI Signal Integrity for RTSXS & SXA devices PowerPoint Presentation - ID:384275 PPT - Actel Compact PCI Signal Integrity for RTSXS & SXA devices PowerPoint Presentation - ID:384275](https://image.slideserve.com/384275/datasheet-info-continued5-l.jpg)
PPT - Actel Compact PCI Signal Integrity for RTSXS & SXA devices PowerPoint Presentation - ID:384275
![spice - How can you block the parasitic body diode in digital CMOS I/O IC design? - Electrical Engineering Stack Exchange spice - How can you block the parasitic body diode in digital CMOS I/O IC design? - Electrical Engineering Stack Exchange](https://i.stack.imgur.com/bk6sA.png)